I. INTRODUCTION
The phase noise of the signal generator has been one of the biggest challenges in the design of radio-frequency (RF) transceivers for modern wireless communication systems. A low phase noise signal is typically provided by an LC-tank-based voltage-controlled oscillator (LC-VCO) owing to an impulse sensitivity function that is lower than that of the ring-type VCO [1] . To further improve the phase noise of the LC-VCO, various VCO architectures such as the current-reuse (CR), Armstrong, Colpitts, and coupled VCOs have been employed. The CR-VCO can reduce the current consumption with the same phase-noise performance [2] . The Armstrong and Colpitts VCOs are well known for their low phase noise because of an inherent immunity to flicker and the thermal noise of the core transistors [3, 4] . Moreover, to incorporate advantages such as a low current consumption and an improved phase noise performance, various integrated configurations have been recently reported, namely, the current-reuse Armstrong VCO (CRA-VCO) [5, 6] and the current-reuse ArmstrongColpitts VCO (CRAC-VCO) [7] . In the coupled VCO, N identical VCOs are coupled to decrease the phase noise level by 10·logN dB [8] . However, it increases the power consumption by N times without additional circuit techniques.
This paper presents a new series-coupled CRA-VCO that consists of four CRA-VCOs and coupling transformers. The series-coupling and Armstrong topologies can each independently improve the phase noise performance of the other. The current-reuse technique can reduce the additional power consumption owing to the use of multiple VCOs for coupling. The proposed VCO was designed and demonstrated using a commercial 0.13-μm CMOS process. This paper is organized as follows: The proposed series-coupled CRA-VCO is described in section II. The experimental results are presented in section III followed by the conclusion in section IV. Fig. 1(a) shows the schematic diagram of the proposed series-coupled CRA-VCO that consists of four CRA-VCO cores and four five-port transformers. The CRA-VCO core adopts a form of the CR-VCO that consumes only half the current of a conventional NMOS VCO. In the CR-VCO, a conventional differential NMOS VCO is folded in half and an NMOS transistor is replaced by a PMOS transistor. A five-port transformer is used to configure the differential Armstrong topology that provides cross-coupling between the gate and drain nodes of the core transistors using inductive coupling. The Armstrong configuration improves the phase noise performance because of a negative-G m that is higher by (1+K 12 ) than that of the conventional differential VCO (-2 g m ) [7] . In this work, the five-fort transformer was designed to have 0.65 of the coupling factor (K 12 ), and increased negative-G m was to be factor of 1.65, correspondingly. Note that, if the coupling factor (K 12 ) was varied, the improvement of phase noise performance can also be varied by the factor of (1+K 12 ). Unlike previous Armstrong configurations [3, [5] [6] [7] , the proposed VCO couples the gate inductors (L 2 ) of the VCO core with the drain inductors (L 1 ) of the next VCO core in series. The layout architecture of the proposed series-coupled configuration is illustrated in Fig. 1(b) . Four VCO cores are coupled in the clockwise direction by four transformers, and the output buffers are placed in the center of the VCO cores.
II. SERIES-COUPLED CRA-VCO DESIGN
The coupled-oscillation architecture improves the phase noise performance by 10·logN dB, theoretically, when N identical oscillators are coupled. The detailed theoretical analysis and design methodology of the coupled-VCO was referred the previous work [8] . As the proposed VCO has four coupled-oscillator cores, the phase noise of the proposed VCO is improved by 6 dB compared with that of a single-core CRA-VCO. To demonstrate the improved phase noise by series coupling, the phase noise simulations of single, two, and four corecoupled CRA-VCOs were performed using equal CRA-VCO cores in a 0.13-μm CMOS process. Fig. 2(a) shows the simulated phase-noise performances, where the center frequency is set to 10 GHz. The phase noise level of the four core-coupled VCO is reduced by approximately 6 dB compared to that of the single-core VCO, as expected. Fig. 2(b) shows the simulated differential waveforms at the supply voltage of 1.1 V. There were amplitude imbalance and duty cycle mismatch due to the mismatch of g m , gate to drain overlap capacitance, and drain junction capacitance between M 1 and M 2 transistors. The simulated amplitude imbalance and duty cycle mismatch were 19.2 mV and 1.2%, respectively.
In order to reduce the frequency discrepancy between the simulation and the measurement, the s-parameters were extracted by including all the interconnecting lines and were applied to the simulation of the VCO. The gate
CRA-VCO core widths of the core NMOS and PMOS transistors (M 1 and M 2 ), were determined to be 25 and 100 μm, respectively and had an equal g m . Varactors (C v ) with a value of 163 fF at the center control voltage were placed between the differential nodes for frequency tuning. Four octagonshaped five-port transformers were simulated using the 2.5D EM simulator, Sonnet. The equivalent circuit including coupling factor (K 12 ) and layout of the transformer are presented in Fig. 3(a) and (b) , respectively. The circuit parameters are described in Table 1 . The proposed VCO does not require biasing circuits because of the self-biasing nature of the CRA-VCO. The center taps (CTs) of the transformers become virtual AC grounds that are connected for DC diodeconnected biasing.
III. EXPERIMENTAL RESULTS
The proposed series-coupled CRA-VCO was realized using a 1P8M 0.13-μm TSMC CMOS process. Fig. 4 shows the chip micrograph of the fabricated VCO. The core chip occupies an area of 700 ´ 700 μm 2 . The chip was glued on to a PCB board and gold-bonded in the form of a chip-on-board (COB), for evaluation. The frequency range and phase noise were measured using a Keysight E4440A spectrum analyzer. V DD /2. The measured values were −78.7 and −115.1 dBc/Hz at offset frequencies of 100 kHz and 1 MHz, respectively, from a 1-V supply. Fig. 6 shows the measured phase noise at a 1-MHz offset frequency, the power consumption, and the figure of merit (FoM) at the center frequency for supply voltages from 1-1.3 V. The equation for the FoM includes the phase noise, L (∆f), at an offset frequency of ∆f, power consumption, P DC , and oscillation frequency, f osc , as follows:
FoM 10 log 20 log 1mW
The phase noise of the proposed VCO ranged from -115.1 to -118.4 dBc/Hz and the FoM ranged from −185.8 to -186.7 dBc/Hz. The power consumption was 6.54 mW from a 1-V supply and was linearly dependent on the supply voltage. Table 2 shows a comparison of the performances of the proposed series-coupled CRA-VCO and the previous VCO performance reports from literature with respect to the phase noise, power consumption, core size, figure of merit, and figure of merit for a tuning range FoM T [7] [8] [9] . The phase noise of the proposed VCO is lower than that of the other VCOs with comparable FoMs, FoM T s, and power consumptions.
IV. CONCLUSIONS
In this paper, a new low phase noise series-coupled VCO is proposed. The proposed VCO achieves low phase noise using the series-coupled Armstrong topology. Four CRA-VCOs are coupled by four transformers to configure series-coupling. The current-reuse technique is also adopted in CRA-VCO core to reduce the power consumption due to multiple VCOs. The proposed VCO consumes 6.54 mW at 9.78 GHz with a 1-V supply voltage, and has phase noise of only -115.1 dBc/Hz at a 1-MHz offset frequency, and a low FoM of -186.5 dBc/Hz. The frequency tuning range is 11.7% from 9.38 to 10.52 GHz, and the core area is 0.49 mm 2 in a 0. Electronics, Ki-heung, Korea, where he designed mobile broadcasting RF receivers such as DVB-H, TDMB, and ISTB-T and led the CMOS power amplifier project for handsets. In 2007, he joined the school of Electrical Engineering, Chung-Ang University, Seoul, Korea, where he is currently an associate professor. He is a life member of IEIE and a senior member of IEEE. His research interests include analog, RF, and mixed-mode circuit designs for mobile system on chip (SOC), radar on chip (ROC), and sensor on chip (SOC) integrated circuits.
